 |
|
|
|
Processor core speeds
|
|
|
|
1.33 GHz (0.13 micron), 1.20 GHz (0.13 micron), 1.10 GHz and 1 GHz; 933 MHz, 866 MHz, 850 MHz, 800 MHz, 750 MHz, 733 MHz, 700 MHz, 667 MHz and 650 MHz |
|
|
|
|
|
|
|
|
|
Compatibility |
|
|
Fully compatible with existing Intel architecture-based software |
|
|
|
|
|
|
|
|
|
Micro-architecture
|
|
|
P6 Dynamic Execution |
|
|
|
|
|
|
|
|
|
System Bus
|
|
|
100 MHz or 133 MHz |
|
|
|
|
|
|
|
|
|
Cache
|
|
|
Level 1 Cache: 32K (16K for infrastructure and 16K for data)
Level 2 Cache: 512KB unified, non-blocking, or an integrated 256KB Advanced Transfer Cache |
|
|
|
|
|
|
|
|
|
Desktop Board
|
|
|
Choose from our list of current desktop boards.
|
|
|
|
|
|
|
|
|
|
Chipset
|
|
|
Choose from our list of current chipsets for the Pentium® III processor for value platforms
View mature chipsets
|
|
|
|
|
|
|
|
|
|
RAM
|
|
|
SDRAM and Rambus* technology RDRAM
|
|
|
|
|
|
|
|
|
|
Packages
|
|
|
Single Edge Contact Cartridge 2 (S.E.C.C.2), Flip-Chip Pin Grid Array (FC-PGA) and Flip-Chip Pin Grid Array 2 (FC-PGA2) |
|
|
|
|
|
|
|
|
|
Micron process technology |
|
|
0.13, 0.18 and 0.25 micron manufacturing processes
|
|
|
|
|
|
|
|
|
|
P6 Dynamic Execution Micro-architecture |
|
|
Includes multiple branch prediction, data flow analysis, and speculative execution. |
|
|
|
|
|
|
|
|
|
Multiple branch prediction |
|
|
Predicts program execution through multiple branches, accelerating the flow of work to the processor |
|
|
|
|
|
|
|
|
|
Data flow analysis |
|
|
Creates an optimized, reordered schedule of instructions by analyzing data dependencies between instructions |
|
|
|
|
|
|
|
|
|
Speculative execution |
|
|
Carries out instruction execution speculatively, ensuring superscalar execution units remain busy, boosting overall performance |
|
|
|
|
|
|
|
|
|
Dual Independent Bus (DIB) |
|
|
Frees system bus from cache traffic, providing higher overall system bandwidth, improved system performance and scalability |
|
|
|
|
|
|
|
|
|
Non-Blocking Level 1 Cache |
|
|
Fast access to the recently used data, increasing the overall performance of the system |
|
|
|
|
|
|
|
|
|
256 KB Level 2 Advanced Transfer Cache (some versions) |
|
|
Higher data bandwidth interface between the level 2 cache and the processor core reduces latency interface to cache data |
|
|
|
|
|
|
|
|
|
Non-Blocking Level 2 Cache (some versions) |
|
|
Improves performance over cache-on-motherboard solutions with dedicated 64-bit cache bus. Also reduces the average memory access time by providing fast access to recently used instructions and data |
|
|
|
|
|
|
|
|
|
Advanced System Buffering (some versions) |
|
|
Increases utilization of the available bandwidth on the 100 and 133 MHz system bus |
|
|
|
|
|
|
|
|
|
Internet Streaming SIMD Extensions |
|
|
Higher resolution images viewed and manipulated, high quality audio, MPEG2 video, and simultaneous MPEG2 encoding and decoding, reduced CPU utilization for speech recognition, as well as higher accuracy and faster response times |
|
|
|
|
|
|
|
|
|
Up to 133 MHz System Bus |
|
|
Increases bandwidth availability; enables low-cost, two-way symmetric multiprocessing, providing performance boost for multi-tasking operating systems and multi-threaded applications |
|
|
|
|
|
|
|
See Pentium® III processor performance benchmarks
|
Home Computing
