Intel®
United States Home | Select a Location
Site Map | Contact Us | About Intel
ProductsSupport
Advanced Search
Home ComputingBusinessDeveloperReseller / Provider

developer.intel.com
products
platforms
-->
R & D/technologies
GO
Volume 6 Issue 2
Semiconductor Technology and Manufacturing
Table of Contents
Current Technologies
Future Technologies
Reader's Guide
Subscribe
E-mail this journal to a colleague
Download PDF of this entire issue: Semiconductor Technology and Manufacturing 5395k
Intel Technical Journal
     Volume 06     Issue 02     Published May 16, 2002     ISSN 1535-766X  
Hyper-Threading Technology

Abstract

Introduction

Transistor Scaling Overview

Transistor Features

Interconnects

Conclusions

Acknowledgments

References

Authors' Biographies
Download PDF of this entire article: 130nm Logic Technology Featuring 60nm Transistors, Low-K Dielectrics, and Cu Interconnects
1615k
Email this Article
Section 1 of 9
130nm Logic Technology Featuring 60nm Transistors, Low-K Dielectrics, and Cu Interconnects
Scott Thompson Technology and Manufacturing Group, Intel Corporation
Mohsen Alavi Technology and Manufacturing Group, Intel Corporation
Makarem Hussein Technology and Manufacturing Group, Intel Corporation
Pauline Jacob Technology and Manufacturing Group, Intel Corporation
Chris Kenyon Technology and Manufacturing Group, Intel Corporation
Peter Moon Technology and Manufacturing Group, Intel Corporation
Matthew Prince Technology and Manufacturing Group, Intel Corporation
Sam Sivakumar Technology and Manufacturing Group, Intel Corporation
Sunit Tyagi, Jr. Technology and Manufacturing Group, Intel Corporation
Mark Bohr Technology and Manufacturing Group, Intel Corporation

Index Words: CMOS transistor, logic technology, copper interconnects

Citation for this paper: Thompson, S., Alavi, M., Hussein, M., Jacob, P., Kenyon, C., Moon, P., Prince, M., Sivakumar, S., Tyagi, S. and Bohr, M., "130nm Logic Technology Featuring 60nm Transistors, Low-K Dielectrics, and Cu Interconnects." Intel Technology Journal. http://developer.intel.com/technology/itj/2002/volume06issue02/ (May 2002).

ABSTRACT

Transistor gate dimensions have been reduced 200X during the past 30 years (from 10mm in the 1970s to a present-day size of 0.06mm). The transistor and feature size scaling have enabled microprocessor performance to increase exponentially with transistor density and microprocessor clock frequency doubling every two years. In this paper we describe Intel's latest 130nm CMOS logic technology used to make high-performance microprocessors >3GHz.

 
Section 1 of 9

back to top
*Legal Information  |  Privacy Policy
©2002 Intel Corporation