Intel®
United States Home | Select a Location
Site Map | Contact Us | About Intel
ProductsSupport
Advanced Search
Home ComputingBusinessDeveloperReseller / Provider

developer.intel.com
products
platforms
-->
R & D/technologies
GO
Volume 6 Issue 2
Semiconductor Technology and Manufacturing
Table of Contents
Current Technologies
Future Technologies
Reader's Guide
Subscribe
E-mail this journal to a colleague
Download PDF of this entire issue: Semiconductor Technology and Manufacturing 5395k
Intel Technical Journal
     Volume 06     Issue 02     Published May 16, 2002     ISSN 1535-766X  
Hyper-Threading Technology

Abstract

Introduction

Flash Cell Scaling

Cell Width (Wordline Direction)

Cell Height (Bitline Direction)

Scaling Limit Projection

Intel Strataflash® Memory

Low-Voltage, High-Performance Optimization for Discrete Flash Memories

Wireless Internet on a Chip

Conclusion

Acknowledgments

References

Authors' Biographies
Download PDF of this entire article: ETOXTM Flash Memory Technology: Scaling and Integration Challenges
941k
Email this Article
Section 1 of 13
ETOXTM Flash Memory Technology: Scaling and Integration Challenges
Al Fazio California Technology and Manufacturing, Intel Corporation
Stephen Keeney California Technology and Manufacturing, Intel Corporation
Stefan Lai California Technology and Manufacturing, Intel Corporation

Index Words: Flash memory, ETOXTM, Intel StrataFlash® memory, Moore's Law

Citation for this paper: Fazio, A.; Keeney, S.; Lai, S. "ETOXTM Flash Memory Technology: Scaling and Integration Challenges" Intel Technology Journal. http://developer.intel.com/technology/itj/2002/volume06issue02/ (May 2002).

ABSTRACT

The 0.13 mm flash memory technology that started high-volume manufacturing in the first quarter of 2002 is the eighth generation of flash technology since its first conception and development in 1983. The scaling has been accomplished by improved lithography capability as well as many process architecture innovations. In this paper, the key scaling challenges as well as the key innovations are presented. It is projected that the current planar cell structure can be scaled to the 65nm node. More revolutionary innovations, such as 3D structures, may be required for the 45nm node and beyond. To lower cost further, Intel StrataFlash® memory technology has been developed, which stores two bits of information in a single physical memory cell. The scaling innovations also allow for the integration of flash memories with high-performance logic for "wireless Internet on a chip" technology. These integration challenges are also discussed.

ETOX is a trademark of Intel Corporation or its subsidiaries in the United States and other countries.
StrataFlash is a registered trademark of Intel Corporation or its subsidiaries in the United States and other countries.

 
Section 1 of 13

back to top
*Legal Information  |  Privacy Policy
©2002 Intel Corporation